

ULVAC IR Seminar 2024

Expansion of Semiconductor Electronics Business Pioneered by Generative AI

Dec.9,2024

Today's Agenda

I. Logic and Memory Technology Trends and Our Approaches

Executive Officer, Semiconductor Marketing
Hiroaki Iwasawa

II. Current Status of Advanced Packaging and Our Approaches

Executive Officer, General Manager of Advanced Electronics Equipment Division
Harunori Iwai

Assistant Manager, Business Planning Department, Advanced Electronics Equipment Division
Junya Kubo


Disclaimer regarding forward-looking statements etc.

■ Forward-looking statements

Forward-looking statements of the company in this presentation are based on information that was available at the time these documents were prepared. There are several factors that directly or indirectly impact the company performance, such as the global economy; market conditions for FPDs, semiconductor, electronic devices, and raw Materials; trends in capital expenditures and fluctuations in exchange rates. Please note that actual business results may differ significantly from these forecasts and future projections.

■ About this document

Please note that the IR seminar materials and explanations have not been prepared for technical purposes, and some parts have been simplified to facilitate investors' understanding. This document has been translated from the Japanese original for reference purpose only. In the event of any discrepancy between this translated document and the Japanese original, the original shall prevail.




Data Center Image

Power consumption is reduced to 1/20

Generated AI Market Demand Forecast (Global)

(Unit: \$1 billion)



Source: Japan Electronics and Information Technology Industries Association

Semiconductor miniaturization

Adoption to HBM

Application of new materials

Application of new structure

Elements required for AI semiconductors

Semiconductor miniaturization

Adoption to HBM

Application of new materials

Application of new structure

Approach toward realization


Maximizing PVD coverage


Increasing in cutting-edge projects with development tailored to customer needs

Utilizing FPD and other technologies

Expansion of our business opportunities

■ Semiconductor & Packaging Long-Term Order Targets





Logic and Memory Technology Trends and Our Approach

Executive Officer, Semiconductor Marketing
Hiroaki Iwasawa


Semiconductor miniaturization

Adoption to HBM

Application of new materials

Application of new structure


Order forecast (Unit: \$ 1 billion)



Successful entry into the Logic market


- ✓ Expanding the number of customers
- ✓ From advanced EUV process to legacy product DUV process
- ✓ Expanding the adaptation of using a metal layer

Further growth due to increase in number of customers and processes



1. ULVAC PVD films and their strengths in a complex process
2. Our contribution in memory products for AI and adaptation of hardware
3. New Platform ENTRON-EXX

1. Advanced Logic Products
Our Contribution and Strengths of PVD Films



2. HBM (layered memory) for AI processors
Our Contributions and Strengths

EUV light source for even shorter wavelength (13.5nm)




Realization of further miniaturization of semiconductors

Shorter wavelengths for semiconductor lithography equipment light sources

Shortening the wavelength of the light source for semiconductor lithography equipment

1970s-early 1980s	g-line	436nm
From mid-1980s	i-line	365nm
From Late 1990s	KrF	248nm
From 2000s	ArF	193nm
From 2019	EUV	13.5nm




The metal hard mask is a "PVD film for the insulator etching process."

ULVAC's TiN Metal Hard Mask Technology

ULVAC


[Click Here!](#)





Hardmask for Etching process

Adaptation of existing technology to backside wiring, New hardmask for diffusion process



- MHM's Strengths**
- High-density film quality
 - Low particle
 - Stress controllability



- New Strengths of PVD**
- Low temperature deposition
 - No unnecessary diffusion
 - No gas emissions
 - Non-crystalline structure that does not lose its shape


Strengths of PVD in an increasingly complex process

- | | | |
|---|-----------------------------------|---|
| 1 | Low temperature deposition | Reduction of heat load and diffusion |
| 2 | Crystallinity control | Control of film quality to suit the application |
| 3 | High-density, low-resistance film | High purity base film |
| 4 | Low impurity concentration | Reduction of pollution and degassing |

PVD mask for diffusion process

Conventional Technology CVD Mask


CVD Process



[Click Here!](#)

Our PVD Masks



ULVAC Process(PVD)



[Click Here!](#)

Advantages of our PVD masks over conventional PECVD technology ULVAC

The crystallization temperature of PVD masks is 600°C or higher. Mask performance can be maintained under thermal load conditions.



Broad, circular Electronics diffraction representing amorphous


PVD mask amorphous (hard to crystallize) Temperature resistance

(RTP X degree Ramp Up 2min)


The problem with CVD masks is the adverse effects of released gases on photoresist.

Masks without gas emissions are needed for further miniaturization of sheet structure devices.

1) Due to emitted gas from CVD mask
Photoresist residue, processing defects



2) Due to emitted gas from CVD mask
Collapsed photoresist, processing failure






Source: .
De Silva et al.: Inorganic hardmask development for extreme ultraviolet patterning

Advantages of our PVD masks over conventional PECVD technology

- No emission of H₂ gas that adversely affects photo resist (same level as Bare Si substrates)
- Superior as Etching Mask


Gas emission characteristics in PVD mask As Depo (TDS Ramp rate 0.1°C/sec, max 600°C)





1. ULVAC PVD films and their strengths in a complex process
2. Our contribution in memory products for AI and adaptation of hardware
3. New Platform ENTRON-EXX

Order forecast (Unit: \$ billions)





**Contribution to
BEOL's wiring process**



**Memory Progress
&
Further growth due to increase in
number of customers and processes**

1. Advanced Logic Products Our Contribution and Strengths of PVD Films






2. HBM (layered memory) for AI processors Our Contributions and Strengths







Continuous process acquisition and development in Memory (DRAM) **ULVAC**


In addition to HBM, process acquisition activities for conventional DRAM (DDR5) are in progress.

⇒Steady increase in number of processes



Response to thin wafer, warpage, and sagging in addition to process support
Planarization and temperature control technology utilized to back-end process and Wafer Level Package





1. ULVAC PVD films and their strengths in a complex process
2. Our contribution in memory products for AI and adaptation of hardware
3. **New Platform ENTRON-EXX**

Equipment name: ENTRON EXX


- ① Plug-In Platform connection simplification
- ② Software Extensibility
- ③ Designed with environmental impact in mind





① Plug-In Platform connection simplification

⇒ Reduce relocation and remodeling turnaround time by **50%**

□ Simplified chamber connections




□ Simplified connection of essential facilities



② Software Extensibility

Software to support operators

- Prevent human error (Parameter, Recipe)



AI

- Process parameter Optimization




Playback Function

- Minimize Tool Down time

Data Visualization

- Tool Healthy monitoring



③ Sustainability



Designed with environmental impact in mind

- **20%** reduction in power consumption in standby mode
- **Up to 10%** reduction of installed floor space in clean rooms
- Regular maintenance consumables are fully compatible with conventional models
- Sputtering target recycling program under consideration



Technology Center PYEONGTAEK, Pyeongtaek, Korea



Opening Ceremony



State of Advanced Packaging and Our Approach

Executive Officer, General Manager of Advanced
Electronics Equipment Division, Equipment Business HQ
Harunori Iwai

Business Planning Department, Advanced Electronics
Equipment Division, Equipment Business HQ
Junya Kubo



1. About Advanced Packaging
2. Interposer and Descum processing
3. Panel Level Packaging and Our Surrounding Environment


Semiconductor miniaturization

Adoption to HBM

Application of new materials

Application of new structure


Role of Packaging (fine, short, high-density connection of wiring)



Evolution of Packaging Technology


Existing Packaging

- ✓ Lay out individual chips





Advanced Packaging

- ✓ Multiple chips side by side on the same substrate
→ Short and dense wiring



- ✓ Mounting Chips directly on the chip
→ More memory in multiple stages
- ✓ Use materials other than Si such as resin, glass, etc.





Plasma Dicing

TSV etching (through-silicon substrate processing)

Etching for glass processing
(optical waveguide formation)

TGV Glass substrate hole etching

Etching for microfine patterning

Plasma surface activation (hybrid bonding)

Electrode formation sputtering



Seed sputtering for packaging substrates

Desmear treatment for packaging substrates

Descuming for interposer



1. About Advanced Packaging
2. Interposer and Descum processing
3. Panel Level Packaging and Our Surrounding Environment





Interposer Functions

Streamlining Connections

Space Savings


Signal quality improvement


Improved thermal management





Interposer materials

Miniaturization technology

Silicon +  Si substrate

Resin + 


Diverse Approaches utilizing the characteristics of resin and silicon

Resin  \times Silicon  Si substrate

Elements required for interposer

Electrical insulation

Physical Protection



Mitigation of thermal expansion

Affinity with existing processes

Unstable elements due to resin characteristics

Thermally unstable

Chemical instability



Variation of mechanical properties

Precision processing required

The material that fulfill these roles

Resin




No damage to the resin allowed


Selection of optimum process equipment is essential

Main processes in which our equipment is used


Via Production Process




Wiring Fabrication Process



Example of implementation in our descuming equipment






While retaining its shape
Remove residue





Gently remove only the inconvenient
parts
Maintains resin properties





Plasma System
Model: NA



Number of Advanced Packaging Processes and Cumulative Shipments and Destinations





Number of processes 1.5 x + α








1. About Advanced Packaging
2. Interposer and Descum processing
3. Panel Level Packaging and Our Surrounding Environment



Challenges in packaging substrates


Resin 
WET process ⇒ DRY process

Resin  → Glass 
glass



■ Electrode formation for panel


- » Formation of metal thin film for electrode on large size substrate



Packaging Substrate

■ Descum


- » Residue removal after litho of photosensitive materials



Large Interposer

■ Desmear

- » Removal of residue after laser processing




Packaging Substrate




Interposer

- Seed Sputter
- Descum

R&D



R&D



8sets


Packaging Substrate

- Seed Sputter
- Desmear

R&D



R&D



16sets



Plasma system for panels
NA-1500



Sputtering equipment for panels
SMV-500

**Total
24sets**

Semiconductor



Proven in production

- 300φ Sputter
- Logic (Metal Hard mask)
- Cu RDL
- Low-Particle

Flat Panel Display



Proven Industry Leader

- Large Size Sub.
(400mm~3000mm)
- Glass Transfer
- PI/Glass Carrier transfer

Adv. Electronics



flexibility of system concept

- Surface Modification
- Organic Sub.
- Curved Sub.
- Glass Transfer
- PI/Glass Carrier transfer

Material



Various Materials

- Pure Tungsten
- Cu Alloy, Cu, MoTi,,,,
- Oxide material
- Adhesion Metal


Panel Level Package

Packaging-related consortiums

Participation in US-JOINT, a consortium of 10 Japanese and U.S. companies in materials, equipment, etc., established in July 2024



■ Semiconductor & Packaging Long-Term Order Targets



ULVAC